THE HORNBY ZERO-ONE SYSTEM

for Microcomputer Control of Model Trains

M. G. Littman, R. Wotiz and G. Blaha (Department of Mechanical and Aerospace Engineering Princeton University, Princeton, NJ 08544, USA)

The Hornby Zero-One system, which is based on the use of dedicated four-bit microcomputers, allows for the control of 16 locomotives and 100 accessories. A discussion of how a hobbyist microcomputer can be used to operate the system also is provided.

IMPORTANT! This article describes projects undertaken in the USA. No assurance can be given regarding the availability of the equipment described, nor its operation from the different mains voltages and frequencies used in other countries such as the UK.

Hornby Hobbies have asked us to point out that the authors have no connection with Hornby and that Hornby cannot enter into any correspondence arising from this article.

The Hornby Zero-One system for the control of model trains provides an excellent example of how microprocessors may be used effectively for performing complex tasks involving electromechanical devices. The system uses four-bit microcomputers for independent control of up to 16 locomotives and 100 accessories on a layout.

Besides allowing for the simultaneous operation of multiple devices, it offers a number of attractive control features. For example, it is possible to simulate various levels of inertia in the control of individual locomotives. Each train can be set thus to respond to speed changes in a manner that is consistent with the load that is being pulled. It is possible also to arrange for a number of locomotives to operate in tardem. This means that several locomotives can be used for a single train.

This means that several locomotives can be used for a single train.

The most important feature offered by the Hornby system, however, is the elimination of the extensive wiring that is needed with conventional model layouts. With the Hornby system, the tracks are used to transmit both power and control information from the master controller/power-unit to each of the devices on the layout. Accessories (turnouts,

The basic components are shown in Figures 1 and 2. The control system relies heavily on the use of specialised four-bit microcomputers (Texas Instruments TMS1000), which are incorporated into the master controller and into the system receivers. Given the sophistication of the system and the fact that so many computers are used, it is remarkable indeed that a minimal system, including controller and two receivers, can be purchased for as little as \$350.

This article is in two parts. The first will describe the methods of control and inter-computer communications. The second will discuss how a hobbyist microcomputer, such as the Rockwell AIM 65, can be used to replace the master controller in order to allow for the programmable operation of the network.

How Zero-One Works

system, the tracks are used to transmit both power and control information from the master controller/power-unit to each of the devices on the layout. Accessories (turnouts, signals, etc.) are controlled by railside receivers, while locomotives are controlled by on-board receivers.

An oscillograph of the track waveform produced by the master controller is shown in Figure 3. The signal is bipolar and consists of two distinct components: a low-frequency portion

Figure 1-A Zero-One master controller with slave unit.






Figure 2-Close-up of the standard Zero-One keyboard.




Figure 3 - Track waveform with expanded view of control data frame.

at 60 Hz and a high-frequency portion at 6.6 or 13.3 kHz. The low- and high-frequency portions alternate in time. The low-frequency signal is used to provide power to devices, while the high-frequency signal is used in the transfer of control information to the two types of receivers. The control information contains instructions for the receiver computers as to the type and extent of power that is to be applied to the various devices on the layout.

Power for the operation of accessories and locomotives,




Figure 4—(a) Pulsed power for accessory operation.

(b) Pulsed power for locomotive operation.

(b) Pulsed power for locomotive operation at three different settings: half speed forward, half speed reverse, 1/14th speed forward.




Figure 5— Symbol for a Silicon Controlled Rectifier (SCR).

which as noted above is derived from the low-frequency portion of the track waveform, is applied in a pulsed manner as shown in Figure 4. The pulse repetition rate is sufficiently high to ensure that motors, lamps and solenoids on the layout operate without jitter.

Accessories receive pulses of a single polarity having maximum possible duration as indicated in Figure 4a. The accessory state (left or right, red or green, etc.) is set by the application of these power pulses to either of two control lines on the given accessory (one control line for each state).

Locomotive operation is slightly more complicated. Locomotives receive pulses of either polarity having any of 14 durations. The locomotive speed is set by the duration of the power pulses – the shorter the pulse the slower the locomotive runs. The locomotive direction is determined by the polarity of the power pulses. Examples of locomotive powering for half forward, half reverse and 1/14th forward speeds are shown in Figure 4b.

Besides allowing for the operation of many devices, the power distribution system used here serves to reduce electrical noise on the tracks during control information transfer. This is because devices are not powered during the high-frequency portion of the track wave-form and the pulsed-powered devices generate little noise during their 'power-off' periods. The time sequencing of power and control data thus provides an elegant solution to the potentially bothersome problem of electrical interference.

As noted earlier, the application of pulsed power to a given device is effected by its associated receiver computer. The task of this computer is greatly simplified by the use of silicon




Figure 6—Example of SCR gate control for locomotive travelling at half speed forward. Below is a schematic of SCR-controlled motor. (The motor here is wired for unidirectional operation only.)




Figure 7—Bit assignments for locomotive and accessory control data frames.

controlled rectifiers (SCR). An SCR is an electronic switch that is turned on by the application of a forward bias pulse to its gate input (see Figure 5). Once it is on, the SCR functions like a diode, that is, it allows current to flow in one direction only. The SCR is turned off by a reversal of polarity. In its "off" state the SCR prevents current from flowing in either direction. The primary function of the receiver computer is thus to monitor the track waveform and apply 'on' pulses to the SCR at the proper moments. An example of computergenerated SCR control signals for a locomotive travelling at half speed in the forward direction is shown in Figure 6.

Control information to locomotive or accessory receivers is sent serially in a burst of bits. The bursts are interspersed between power cycles. A given burst contains 34 bits of information with assignments as shown in Figure 7. Since four-bit microprocessors are used, data has been grouped into eight four-bit 'nibbles'. (Bit numbers 33 and 34 are always trailing zeros.) Within each nibble the least significant bit (LSB) is sent first. The first group of four data bits in the stream is the START nibble. The last group of four bits is the STOP nibble. The seventh group of four bits is the PARITY nibble which is used for error checking. The remaining nibbles




Figure 8—Frequency Shift Keying (FSK) scheme for serial data communications.

are used for communication with either locomotives or accessories.

We will consider locomotive control first. For locomotive control, the 34-bit burst (data frame) contains codes for the speed and direction of four locomotives. In order to transfer information to all 16 locomotives in the system, four separate datas frames must be sent. To distinguish between the data frames, identification numbers are assigned as part of the START nibble. Within a given frame, the second, third, fourth and fifth nibbles are used for speed control. Here, each nibble contains the speed of one of the four locomotives. The speed can assume any value between 00012 and 11122, where 00012 is the "off" code and 11112 is the "full power" code. Note that 00002 is not an allowed speed. This is because the 00002 code in nibbles two and three is a flag indicating that the data frame is for accessory control. The sixth nibble is used for direction control. Here, each bit contains the direction of one of the four locomotives. Logic 1 indicates forward and logic 0 indicates reverse.

For accessory control, a given frame of 34 data bits contains information to set the state of any one of the 100 possible devices on the system. Each accessory device is assigned an identification number between 0 and 99. The fourth and fifth nibble in the data stream are used for encoding the identification number of the selected accessory. Here the binary code decimal (BCD) system is used. Only the most significant bit (MSB) of the sixth nibble is implemented. This bit determines the state of the selected accessory.

The reliability of data transmission in both the locomotive and accessory data streams is enhanced because of the PARITY nibble which is used for error checking. The value of the PARITY nibble is preset by the Hornby controller on transmission of data such that successive addition of the eight nibbles in the data stream gives a 11112 sum. (The sum is actually a succession of ADC instructions—the carry bit is not cleared between instructions.) If the sum of the eight nibbles as calculated by the receivers does not equal 11112 then an error in data reception has occurred and the information is ignored.




Figure 9-Detailed breakdown of bits and coding for locomotive control data frame number 012.




Figure 10-Schematic of locomotive receiver.

The Hornby controller in its normal mode alternates power cycles with locomotive control frames. The control sequence involves writing first to locomotives 1-4, next to locomotives 5-8, then to locomotives 9-12, and finally to locomotives 13-16. Once all 16 locomotives have been addressed, the controller repeats the sequence. Control information to accessory devices, on the other hand, is sent when keyed in on the controller keypad and only then. In principle, it is not necessary to communicate with a given locomotive after it has been set unless the speed or direction of that locomotive is to be changed. However, because of the possibility that the onboard computer periodically may lose its power due to poor electrical contact, the control information to all locomotives is sent repeatedly. In the worst case, if power were interrupted due to a faulty connection, only a hundred milliseconds or so would elapse before new control information would be sent.

To encode the 34-bit data stream onto the tracks the system of frequency shift keying (FSK) is used. A diagram of the FSK method is given in Figure 8. Each bit is coded as a square wave—a short period indicates logic 0, a long period indicates logic 1. The short and long periods of the FSK method are similar to the dits and dahs used in Morse code. A complete locomotive control frame is shown in Figure 9. Here locomotive 5 is to be set at reverse speed 0111₂ while locomotives 6, 7, and 8 are to be set at their minimum (off) forward speeds of 0001₂.

As a final topic, we examine the locomotive receiver to understand how the control information is implemented. A schematic diagram of the locomotive receiver is shown in Figure 10. The receiver consists of three subcircuits: power recovery, computer, and electronic switches. Power recovery is straightforward. The bipolar track voltage is half-wave rectified and filtered by the diode and capacitor. A five volt regulator is used to power the computer. (Unlike the motors, lamps and solenoids on the system, the computer receives continuous power.) The microcomputer monitors track voltage using one line of the input data port. Four other input lines are jumpered for selecting the locomotive identification number (16 possible values). One output line is used to control power to the motor through either of the two SCRs. (One of the SCRs is used for forward motion, while the other is used for reverse motion.) The microcomputer is used so effectively that the hardware needed to implement the system is minimal.

Using a Hobbyist Microcomputer

In this section we explain how the Hornby controller can be replaced with a hobbyist microcomputer. To accomplish this, a single line from an output data port is used in conjunction with a circuit to convert a TTL logic signal into a bipolar track signal and a program to generate a proper serial data stream. The circuit that was designed for this purpose is appropriate for use with almost any microcomputer, however, the program that was written for running the circuit is appropriate only for the Rockwell AIM 65 microcomputer with 4K RAM and a 1 MHz clock.

The circuit shown in Figure 11 converts a TTL logic signal into the required ±20 volt track signal. The circuit is shortcircuit protected by use of the 7815 or 7915 voltage regulators, which shut down if too much current is drawn. The circuit has a current-handling capacity of 2 amps, which is sufficient for running about four locomotives. (The capacity of the circuit can be increased by using higher rated transformers and pass transistors, and reducing the value of the current limiting resistors R4 and R5.) In essence, the circuit is a bipolar power supply with a TTL controlled push-pull switching network. The choice of polarity is determined by the state of the analog comparator IC1. If the input IC1 is less than +2.5 volts then Q1, Q2, and Q3 are turned on and Q4, Q5, and Q6 are turned off. If the input to the analog comparator is greater than + 2.5 volts, the opposite situation is the case. Diodes D1 and D2 protect against high-voltage electrical transients.


In order to drive this circuit, the program in Table I was developed. This program emulates the locomotive control aspect of the Hornby controller. Program operation is intended to be similar to the operation of the Hornby controller. To set locomotive 3 at speed 1110₂ in the forward direction, for example, one types L2<CR>followed by F (for foward) and D₁₆ (speed). (Note that the locomotive identification codes and speeds are numbered differently here than before. To get the Hornby values add 1. Thus L2 refers to locomotive 3 and D_{16} refers to speed $E_{16} = 1110_2$.) Subsequent speeds and directions can be keyed in without retyping the locomotive identification string. R is used for reverse. Numbers between 0_{16} and E_{16} (Hornby's 1_{16} and F_{16}) are used to distinguish the 15 possible speeds. More than one locomotive can be specified by keying in Li Lj Lk . . . $\langle CR \rangle$, where i, j, k are numbers between 0_{16} and E_{16} . This feature is useful for multiple heading of locomotives (two or more pulling in tandem).

TABLE 1

```
: F1 key starts program
; program entry
; output register B
; timer 1 - low byte
; timer 1 - high byte
; timer 2 - low byte
; timer 2 - high byte
                                                                                                                                                                                                                         ; F = 1111 = forward direction for all 4
                                                                                                                                                                                        LDA #SOF
 ⇔$010C
                           JMP ST
                                                                                                                                                                                         STA FR.X
ORB=SADOO
                                                                                                                                                                                        INX
INX
LDA #502
STA FR,X
T1L=SA004
T1H=SA005
T2L=SA008
                                                                                                                                                                                                                         ; skip parity spot
                                                                                                                                                                                                                         ; stop bits
12H-$A009
                                                                                                                                                                                                                         ; FRID has the following 4 values: 02, 06 ; 0A, 0E
                                                                                                                                                                                         LDA FRID
MAIN PROCRAM
                                                                                                                                                                                        CLC
ADC #4
CMP #$0F
BMI LOOP2
JSR PARITY
-- $0D00
                                                                                                                                                                                                                         ; this increments FRID to the next value ; tests if all frames are completed
                                                             ; delay for zero FSK code
; delay for one FSk code
; delay between end of power and begin of data
; delay for 60 Rz generation
; initialization
                            .BYT 8
.BYT 50
.BYT 6
.BYT 30
T0
T1
T2
T3
                                                                                                                                                                                                                         : determines parity value for each of the 4
51
                           JSR INIT
JSR DISP
JSR OUT
CPP #'L
BEQ LOC
CMP #'F
                                                                                                                                                                                        LDA #1
STA DIR
STA SPD
                                                              display
                                                                                                                                                                                                                         ; initializes current direction and speed
TOP
                                                              ; was L typed?
                                                                                                                                                                                                                         ; values
; DDRE, PBO - output
                                                             ; yes, go to LOC
; F?
                                                                                                                                                                                         STA SAGG2
                                                                                                                                                                                         STA ORB
LDA #0
STA CNT
STA YSAV
                           BNE NOF
LDA #1
STA DIR
JMP CHG
CMP #'R
BNE NOR
                                                              : 20
                                                                                                                                                                                                                         ; count
; save Y
; reset timer l
                                                             ; set DIR to 1
; change it
; R?
                                                                                                                                                                                         STA TIL
                                                                                                                                                                                        STA TIL
STA TZL
LDA #$40
STA $A00B
LDA T3
STA TIH
                                                                                                                                                                                                                          : reset timer 2
NOF
                                                              : 20
                            BNE NOR
LDA #0
STA DIR
JMP CHG
CMP #SOD
BNE NOCR
JMP TOP
                                                              ; set DIR to 0
                                                             ; change it
; <cr>?
                                                                                                                                                                                         RTS
MOR
                                                              ; no
                                                                                                                                                             CHANCE SUBROUTINE: makes changes to FR list as necessary
                                                              ; A reg. contains speed -- convert to hex ; error
MOCE
                            JSR SEA75
                                                                                                                                                                                        LDX CNT
BEQ CHRET
                                                                                                                                                                                                                         ; if CNT = 0 there is nothing to change
                                                                                                                                                              CHISC
                            BCS ERR
CLC
ADC #1
STA SPD
                                                                                                                                                              CHXEXT
                                                                                                                                                                                          DEX
                                                                                                                                                                                        LDA ACTDIR,X
STA SAV
SEC
SBC ACTSP,X
                                                             ; update speed parameter
; change FR list
; error entry
                            STA SPD
JHP CHG
LDA #''
JSR SE9BC
LDA #'?
JSR SE9BC
LDA B''?
JSR SE0BC
JSR SEA24
JSR OLT
OMP B'C
BNE ERR2
JSR DISP
JMP TOP
JSR CHNC
                                                                                                                                                                                                                         ; SAV = address of active direction bits
ERR
                                                                                                                                                                                                                         ; get correct position of speed bit to be ; changed
                                                              ; output question mark
                                                                                                                                                                                         TAY
                                                                                                                                                                                          LDA #$10
                                                                                                                                                                                                                          ; load bit mask
                                                                                                                                                                                         LSR A
DEY
BNE ROTI
                                                                                                                                                              ROTI
                                                              ; wait for clear instruction : C?
FRR2
                                                                                                                                                                                                                          ; shift bit mask into correct position
                                                              ; C?
; loop until clear
; display
; start over
; execute change
                                                                                                                                                                                                                          : DIR = current direction
: ZEROD = zero direction = reverse
                                                                                                                                                                                          IDY DIR
                                                                                                                                                                                          BEQ ZEROD
LDY SAV
ORA FR.Y
JMP STDIR
CHC
                             JSR CHNC
                                                                                                                                                                                                                           ; DIR = 1 = forward
                            JPF TOP
JSR $E9BC
JSR OUT
PHA
JSR $E9BC
PLA
JSR $EA7D
BCS ERR
LDY YSAV
TAX
LDA ADSP,X
STA FETSP Y
                                                                                                                                                                                                                          ; mask is in accumulator; FR,Y = actual
; direction bit
                                                              ; start over ; echo L
 100
                                                                                                                                                                                                                          ; get "O" in correct position of direction ; bits
                                                                                                                                                               ZEROD
                                                                                                                                                                                          EOR #$OF
                                                              ; echo loco number
                                                                                                                                                                                          LDY SAV
AND FR,Y
STA FR,Y
LDY ACTSP,X
                                                                                                                                                                                                                           ; gets correct bits into accumulator
                                                              ; convert loco number to hex
                                                                                                                                                               STDIR
                                                                                                                                                                                                                          ; ACTSP = active speed; addresses of active
; speeds byte
; SFD = desired speed
; puts correct speed in FR list
; are all changes made?
                                                              ; update parameters
                                                                                                                                                                                          LDA SPD
STA FR,Y
CPX #0
BNE CHNEXT
                             LDA ADSP,X
STA ENTSP,Y
LDA ADDIR,X
STA ENTDIR,Y
INY
STY YSAV
                                                                                                                                                                                                                           , are all changes made:
; if not done, go to top of change and
; continue
; figures out new parity after changes
display.
                                                                                                                                                                                          JSR PARITY
JSR DISP
                             STY YSAV
JSR OUT
CMP #'L
BEQ LOC
CMP #$0D
BEQ COPY
LDY #0
STY YSAV
CMP #'C
BNE ERR
JMP TOP
                                                                                                                                                                                                                          ; display
; return to main routine
                                                                                                                                                               CERET
                                                                                                                                                                                          RTS
                                                               ; a second loco?
                                                               ; yes
; <cr>?
                                                                                                                                                              PARITY SUBROUTINE: calculates and stores correct parity values
                                                               ; yes
                                                                                                                                                                                                                          ; X = index for FR list; 6 = parity position
; in list
                                                                                                                                                                                          LDX #6
                                                                                                                                                               PARITY
                                                                                                                                                                                          CLC
                                                                                                                                                               KEX7F
                                                                                                                                                                                          CLC
LDA #0
ADC FR-6,X
JSR FBADC
ADC FR-5,X
JSR FBADC
ADC FR-4,X
JSR FBADC
ADC FR-3,X
JSR FBADC
ADC FR-2,X
JSR FBADC
ADC FR-1,X
ADC FR-1,X
                                                               ; start over
                                                                                                                                                                                                                           ; FBADC = four bit add-with-carry
                                                               ; copy speeds and directions
                             LDY YSAV
 COPY
                             LDY YSAV
STY CNT
DEY
LDA ENTSP,Y
STA ACTSP,Y
STA ACTDIR,Y
STA ACTDIR,Y
CPY FO
BNE COPY1
STY YSAV
JSR CHNC
JNF TOP
 COPY1
                                                                                                                                                                                          JSR FBADC
ADC FR-1,X
JSR FBADC
ADC #2
JSR FBADC
EOR #50F
AND #50F
STA FK,X
TXA
CLC
ADC #8
TAX
CPP #31
                                                                                                                                                                                                                           ; complement result ; strip high nibble
                                                                                                                                                                                                                            : stores correct parity value
 INITIALIZATION SUBROLTINE: initial setup
                                                                                                                                                                                                                           ; advance to next parity position in FR list
 INIT
                             LDX #0
                                                               ; these are start bits
; FRID = frame identification
; FR = list of bits for signal
                             LDA #SO2
STA FRID
STA FR.X
INX
                                                                                                                                                                                                                           ; test if parity for all 4 frames has been
 100F2
                                                                                                                                                                                                                                  calculated
                                                                                                                                                                                           BMI NEXTP
 LOOPI
                             INX
LDA #SOI
STA FR.X
IXA
AND #SO3
BNE LOOF1
INX
                                                                                                                                                                                           BMI BLAIP
RIS
CPP #510
BMI FBRET
SBC #50F
CLC
RIS
                                                               : 01 - zero speed for trains
                                                                                                                                                                                                                           ; emulates Four-Bit ADC instruction
                                                                                                                                                               FEASC
                                                               ; loop which gives all 4 trains zero speed
```

TABLE 1 (continued)

```
OUT SUBROUTINE: outputs data frame using PBO of 6522 VIA
                                                                                                                                                                                                                  AIM 65 MONITOR ROLTINES
                                       LIX #0
JSR W11
BEC ORB
LDA 111
LDA #0
STA 121
LDA #0
STA 121
LDA #6
STA BYTENO
LDA FE,X
LSR A
FEAT
JSR W12
LSR A
JSR W12
LDA #0
STA 121
LDA #0
JSR W12
LDA #0
STA 121
LDA #0
DEC ORB
LDA #0
STA 121
LDA #0
ST
                                                                                                                                                                                                                  address name function
                                                                                       ; output logic 0 to track
                                                                                                                                                                                                                                                                  Converts A register from ASCII to hex. Number is placed in low nibble, high nibble set to zero \,
                                                                                                                                                                                                                  EA7D
                                                                                                                                                                                                                                            REX
                                                                                                                                                                                                                  E9BC
                                                                                                                                                                                                                                            LIATIO
                                                                                                                                                                                                                                                                  Outputs ASCII character in A to display.
                                                                                                                                                                                                                  EA24
                                                                                                                                                                                                                                            CRCX
                                                                                                                                                                                                                                                                  Forces output of characters in print buffer.
                                                                                       : BYTENO - 8
                                                                                                                                                                                                                  EA51
                                                                                                                                                                                                                                            HOLT
                                                                                                                                                                                                                                                                  Converts low mibble in A to ASCII and outputs to display.
 EXTRY
                                                                                       ; only want last 4 bits of each byte ; LSB + carry ; save accumulator
                                                                                                                                                                                                                 £907
                                                                                                                                                                                                                                           RCHEK
                                                                                                                                                                                                                                                                  Scan keyboard for input.
  LP1
                                                                                                                                                                                                                AIM 65 VERSATILE INTERFACE ADAPTER (VIA) -- 6522
                                                                                       ; output logic 1 to track
                                                                                                                                                                                                                address
                                                                                                                                                                                                                                                                  funct ion
                                                                                        ; set delay
                                                                                                                                                                                                                 A000
                                                                                                                                                                                                                                                                  port B output data register
                                                                                                                                                                                                                 A002
                                                                                                                                                                                                                                                                  port B direction register: 0 = input, 1 = output
                                                                                                                                                                                                                 A004
                                                                                        ; output logic 0
                                                                                                                                                                                                                A005
                                                                                                                                                                                                                                                                  timer 1 - high byte (starts timer when written)
                                                                                                                                                                                                                 4008
                                                                                                                                                                                                                                                                  timer 2 - low byte
                                                                                                                                                                                                                 A009
                                                                                                                                                                                                                                                                  timer 2 - high byte (starts timer when written)
                                                                                                                                                                                                                AOOB
                                                                                                                                                                                                                                                                  auxiliary control register
                                                                                        ; BYTENO = BYTENO - 1
                                                                                        ; do it again
; output trailing zeros
; output logic l
                                                                                                                                                                                                                AOOD
                                                                                                                                                                                                                AIM 65 PROCEDURES (w/ 4K RAM)
                                                                                                                                                                                                                EDITOR
                                                                                                                                                                                                                                       -- Begin source at 0200. Avoid any unnecessary spaces. There is absolutely no room for comments.
                                                                                                                                                                                                                ASSEMBLER -- Symbol table at ODOO-OFFF. Because of limited space, object code must be assembled to tape. Core image can be loaded from tape using "L" commend.
                                                                                        ; output logic 0
                                                                                        : output logic 1
                                                                                                                                                                                                                To run program, press "Fl" key.
                                                                                        ; output logic 0
                                                                                        : output logic 1
                                        DEC ORB
LDA TIL
JSR WTI
INC ORB
LDA TIL
CPX #31
BPL WONXTF
JHP KXTFR
                                                                                        ; output logic 0
                                                                                        : output logic 1
                                        JSR $E907
CPY #0
BPL RTS1
JMP CUT
RTS
  MONATE
                                                                                        : RCHEK - scan keyboard for character
  #T51
                                        LDA #$40
JMF W2
LDA #$20
BIT $A00D
BEC W2
  ET1
                                         RT5
                                                                                        ; yes
DISPLAY SUBROUTINE
                                       JSR SEA24
LDA DIR
JSR SEA51
LDA f''
JSR SE9BC
LDA SPC
JSR SEA51
JSR SEA24
RTS
                                                                                        ; CRCK
; direction
; KOUT
 DISP
                                                                                        : OUTALL
                                                                                        : SPD = speed
: NOUT
: CRCK
VARIABLES
CNT
FRID
SAV
YSAV
DIR
SPD
BYTENC
ENTDIR
ENTSP
                                        ***+1
***+1
***+1
                                                                                        ; count ; frame id
                                                                                        ; y reg temp storage ; direction
                                        ACTDIR
ACTSP
ADDIR
 ADST
                                          .BY1 10,11,12,17,10
.BYT 19,20,25,26,27,28
===+32 ; FR is list of 32 nibbles (4 frames)
FR
.EXT
```



Note that the last value set for a given locomotive speed and direction is remembered, even while a different locomotive is being addressed through keyboard operation. It is possible, thus, to have locomotive 6 going forward at speed 5₁₆, while locomotive 9 is travelling in reverse at speed C₁₆, and so on.

If you modify this program to run on other computers, care must be exercised with regard to the timing of the data stream. This program makes use of the Rockwell AIM 65 VIA timer to achieve the proper timing. In general, the program is not directly transferrable to other machines even if a 6522 VIA timer is available.

This work is an outgrowth of an undergraduate laboratory course in microcomputer control. Students in this course design and build dedicated 6502-based microcomputers for the control of projects associated with an N-scale (1:180) layout. Custom accessory receivers are developed, and then programmed (using EPROMs), for specific tasks. Over the last two years several projects have been built. The work described here has been directed at integrating the course projects into a computer-operated network. This work has been supported by the Department of Mechanical and Aerospace Engineering, Princeton University. We thank A. Lo, J. Bittner, Jr., E. Conover, and N. Wyatt for helpful suggestions.

Parts List for Figure 11

T1. T2	25 VAC, 2 amp transformer
BR1, BR2	2 amp, 50 PIV bridge rectifier
F1. F2	2 amp SLO-BLOW fuse
1C1	741C operational amplifier
1C2	7815 (TO-220) voltage regulator
IC3	7915 (TO-220) voltage regulator
D1. D2	1 amp, 200 PIV diode
D3, D4, D5, D6	1 watt, 5.1 wolt Zener diode
C1, C2	2200 pF, 50 WVDC electrolytic capacitor
C3, C4	0.1 pF. 50 WVDC disc ceramic capacitor
R1	1/4 watt, 5600Ω resistor
R2. R3	1 watt, 330Ω resistor
R4. R5	10 watt, 50 resistor
Q1 ·	2N39O4 transistor
Q4	2K39O6 transistor
Q2, Q6	GE69 power transistor (TO-220)
Q3. Q5	GE66 power transistor (TO-220)
H51, HS2	TO-220 heat sinks for Q3 and Q6
P1	1/4 watt, 50 KG potentiometer

Note: All parts may be obtained from Radio Shack.

Figure 11 - Schematic of Microcomputer-to-Track interface.

APOLOGY: REGULAR SERIES

We regret that, owing to circumstances beyond our control, we have been unable to include in this issue the third in Henry Best's series of articles *Towards Full Automation* and the second in Nigel Taylor's series *Interface and Interlock*. We hope to include these in the next issue.